|
|
PIPDA4-112-bit Analog Output PC/104 Module
DescriptionPIPDA4-1 (Ruby-MM) is a PC/104 module with 4 or 8 12-bit resolution analog outputs. These analog outputs feature multiple full-scale output voltage ranges, both unipolar and bipolar operation, and simultaneous update across all channels. The user can select from several fixed output ranges and one variable range or supply up to two external AC or DC references to customize the board's operation. On-board DC/DC converters provide analog power and isolate the analog circuitry from system noise. Digital I/O FeaturesPIPDA4-1 includes 24 digital I/O lines with pull-up resistors, as well as an external trigger input. The trigger signal can be used to control D/A updates or to generate interrupts on the PC/104 bus. Free software is included to control these and all other board features. Rugged Design for the Real WorldAs with all our analog I/O boards, PIPDA4-1 utilizes a 4-layer PCB with split analog and digital power and ground planes to keep the analog outputs quiet. All analog and digital lines reset to a known state on power up or system reset to guarantee predictable behavior. Factory calibration ensures the highest possible accuracy over the lifetime of the product. The board requires only +5V from the system power supply. And an extended temperature (40 to +85°C) version is available special order. These features make PIPDA4-1's quality and performance hard to beat. Simultaneous UpdateAll analog outputs are updated simultaneously with a single read command. This feature minimizes time skew effects when multiple channels are being used to control a single device (for example, when two channels are controlling the X-Y position on a laser). When an update command occurs, only channels with new data written to them will change; the remaining channels will maintain their current output voltage level without interruptions or glitches. Specifications
Information contained
in this document is subject to change without notice. |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||